



RECEIVED

JUL 20 2004

Technology Center 2100

CLAIMS

1 1. (Amended) An apparatus for setting an overflow flag based on a shift value and
2 input data for one of a plurality of operations executed in a bit manipulation unit (BMU), the
3 apparatus comprising:

4 a first logic circuit, for a first subset of the plurality of operations, setting a first
5 overflow value based on the left shift value and the input data, wherein the first logic circuit
6 comprises:

7 a saturator forming a combination of the number of most significant bits
8 (MSBs) of the input data and the shift value, the most significant bits corresponding
9 to bits at positions for a set of guard bits in the input data and at least one bit of the
10 input data; and

11 an exponent/compare module comparing a number of redundant sign bits
12 based on the combination, the exponent/compare module setting the first overflow
13 value based on the comparison;

14 a second logic circuit, for a second subset of the plurality of operations, setting a
15 second overflow value based on the right shift value and the input data, wherein the second
16 logic circuit comprises:

17 an exponent module generating an exponent for the input data, the exponent
18 module including means for prepending a sign to the exponent to generate a value
19 corresponding to a number of redundant sign bits;

20 a combiner combining the shift amount with the value corresponding to the
21 number of redundant sign bits to form a combined value;

22 a comparator generating the comparison as the difference between the
23 combined value and the most significant bits of the input data, wherein the second
24 overflow value is set based on the comparison; and

25 a selector providing either the first or the second overflow value as the overflow flag
26 based on a signal identifying the one of the plurality of operations executed by the BMU.

1 2. (Canceled)

1 3. (Canceled)

1 4. (Canceled)

1 5. (Canceled)

1 6. (Canceled)

1 7. (Amended) The apparatus invention as recited in claim 1, wherein the apparatus
2 is embodied as a circuit.

1 8. (Amended) The apparatus invention as recited in claim 7, wherein the circuit is
2 embodied in an integrated circuit.

1 9. (Amended) The apparatus invention as recited in claim 1, wherein the apparatus
2 is embodied in either a digital signal processor, microprocessor, micro-controller, or
3 application-specific integrated circuit.

1 10. (Amended) A method of setting an overflow flag based on a shift value and
2 barrel-shifted input data for one of a plurality of operations executed in a bit manipulation
3 unit (BMU), the method comprising the steps of:

4 (a) for a first subset of the plurality of operations, setting a first overflow value based
5 on the left shift value and the input data, wherein step (a) comprises the steps of:

6 (a1) forming a combination of the number of most significant bits (MSBs) of
7 the input data and the shift value, the most significant bits corresponding to bits at
8 positions for a set of guard bits in the input data and at least one bit of the input data;

9 (a2) comparing a number of redundant sign bits based on the combination,
10 exponent, and

11 (a3) setting the first overflow value based on the comparison;

12 (b) for a second subset of the plurality of operations, setting a first overflow value
13 based on the right shift value and the input data, wherein step (b) comprises the steps of:

14 (b1) generating an exponent for the input data,

15 (b2) prepending a sign to the exponent to generate a value corresponding to a
16 number of redundant sign bits;

17 (b3) combining the shift amount with the value corresponding to the number
18 of redundant sign bits to form a combined value;

19 (b4) generating the comparison as the difference between the combined value
20 and the most significant bits of the input data, wherein the second overflow value is
21 set based on the comparison; and

22 (c) selecting either the first or the second overflow value as the overflow flag based
23 on a signal that identifies the one of the plurality of operations executed by the BMU.

1 11. (Canceled)

1 12. (Canceled)

1 13. (Amended) The method invention as recited in claim 10, wherein the method is
2 embodied in a processor in an integrated circuit.

1 14. (Amended) The method invention as recited in claim 10, wherein the method is
2 embodied in a processor of either a digital signal processor, microprocessor, micro-
3 controller, or application-specific integrated circuit.

1 15. (Amended) A computer-readable medium having stored thereon a plurality of
2 instructions, the plurality of instructions including instructions which, when executed by a
3 processor, cause the processor to implement a method for setting a overflow flag based on a
4 shift value and barrel-shifted input data for one of a plurality of operations executed in a bit
5 manipulation unit (BMU), the method comprising the steps of:

6 (a) for a first subset of the plurality of operations, setting a first overflow value based
7 on the left shift value and the input data, wherein step (a) comprises the steps of:

8 (a1) forming a combination of the number of most significant bits (MSBs) of
9 the input data and the shift value, the most significant bits corresponding to bits at
10 positions for a set of guard bits in the input data and at least one bit of the input data;

11 (a2) comparing a number of redundant sign bits based on the combination,
12 exponent, and

13 (a3) setting the first overflow value based on the comparison;

14 (b) for a second subset of the plurality of operations, setting a second overflow value
15 based on the right shift value and the input data, wherein step (b) comprises the steps of:
16 (b1) generating an exponent for the input data,
17 (b2) prepending a sign to the exponent to generate a value corresponding to a
18 number of redundant sign bits;
19 (b3) combining the shift amount with the value corresponding to the number
20 of redundant sign bits to form a combined value;
21 (b4) generating the comparison as the difference between the combined value
22 and the most significant bits of the input data, wherein the second overflow value is
23 set based on the comparison; and
24 (c) selecting either the first or the second overflow value as the overflow flag based
25 on a signal that identifies the one of the plurality of operations executed by the BMU.